When tapas meet tech: Barcelona's RISC-V Summit feeds our appetite for innovation
Alright, let’s talk about Barcelona. Now, you might be thinking of mouthwatering tapas, smooth local wines, and the pulsing life in every corner of the city. It’s a foodie’s paradise for sure—and I took full advantage— but last week, Barcelona became a playground for tech enthusiasts too. The reason? The first-ever RISC-V Summit Europe.
RISC-V is a global movement
Calista Redmond, CEO of RISC-V International, opened the event by saying that Europe is investing, and Europe is showing up. However, not only Europe was on the agenda for the Summit, but there were also interesting updates for example on the status of RISC-V in China. Calista highlighted the importance of engaging globally and not creating unnecessary borders. As a European company with a global presence and customers all over the world, this is important to us as well. If you don’t know us all that well, get the basics here.
Mark Himelstein, CTO at RISC-V International, followed up and highlighted the pride of ownership. RISC-V is owned by us as a community. I think many people in the room did feel that pride! Think of this conference like a bustling tapas bar, but instead of a variety of small plates, you’ve got a feast of tech talks, engaging discussions, and industry initiatives. You’ve got all these bright minds, like customers at the bar, talking about the latest and greatest in tech.
So, what’s on the menu? RISC-V.
Related Semiconductor IP
- RISC-V Vector Extension
- RISC-V Real-time Processor
- RISC-V High Performance Processor
- 32b/64b RISC-V 5-stage, scalar, in-order, Application Processor. Linux and multi-core capable. Maps upto ARM A-35. Optimal PPA.
- 32 Bit - Embedded RISC-V Processor Core
Related Blogs
- 5 things I will remember from the 2022 RISC-V Summit
- SiFive Makes a Splash at the RISC-V Summit with 10+ Talks, Demos, and a Surprise Product Reveal
- RISC-V Summit US 2023: CHERI in full bloom!
- RISC-V Summit report: Meta leads the way for custom processors
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?