RISC-V - Instruction Sets Want to Be Free
I had never heard of RISC-V (pronounced five, not vee) until earlier this year when there was a presentation about it at EDPS in Monterey. I immediately texted the daughter of a friend of mine who is a CS major at Berkeley where it originated and she gave me a bit more background. Then, at DAC last week, Krste Asanovic, one of her professors, gave a SkyTalk on the topic. It was the only pavilion presentation I went to during DAC where every seat was filled and there were lots of what MUNI here in San Francisco calls "standees" (wouldn't they be people being stood on?).
Instruction set architectures (ISAs) matter. As he pointed out, it is one reason that Intel struggles to get a foothold in mobile. Or that ARM struggles in servers. As Krste pointed out, the main instruction set in all those datacenters is officially the AMD 64-bit x86 ISA, even though most of the processors are built by Intel. When the 32-bit to 64-bit transition happened, Intel tried to move everyone to its new instruction set (jointly developed with HP) called Itanium, but people preferred to stick with an x86-compatible architecture. When AMD got traction, Intel had to compete aggressively and eventually Itanium was left to die a slow death. ISAs are also where the software meets the hardware, so they are one of the key interfaces in any system.
To read the full article, click here
Related Semiconductor IP
- RVA23, Multi-cluster, Hypervisor and Android
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- H.264 Decoder
Related Blogs
- A custom RISC-V vector instruction to accelerate structured-sparse matrix multiplications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
Latest Blogs
- How fast a GPU do you need for your user interface?
- PCIe 6.x and 112 Gbps Ethernet: Synopsys and TeraSignal Achieve Optical Interconnect Breakthroughs
- Powering the Future of RF: Falcomm and GlobalFoundries at IMS 2025
- The Coming NPU Population Collapse
- Driving the Future of High-Speed Computing with PCIe 7.0 Innovation