Renesas Collaborates on Large Language Model Generative AI Chip Design
Renesas and Cadence have been collaborating for several years, combining their expertise to drive advancements in chip design. Their partnership has been instrumental in creating innovative solutions that address the complex challenges faced by chip designers in today's rapidly evolving technological landscape. Most recently, the collaboration has focused on generative AI and its impact on semiconductor quality and design team productivity. They are also early adopters of Cadence Generative AI solutions, including Cadence Cerebrus for chip implementation, Verisium AI-driven verification, and the Cadence Joint Data and AI (JedAI) Platform.
The world of generative AI is evolving rapidly! I'm now a regular user of ChatGPT for various projects at work and home. At Cadence, we are seeing a dramatic uptick in adopting our JedAI generative AI solution. We recently announced the industry's first large language model (LLM) for chip design (a proof of concept project named ChipGPT) and the OrCAD X Platform for PCB design, optimized for small and medium businesses
To read the full article, click here
Related Semiconductor IP
- Bluetooth Low Energy 6.0 Digital IP
- Ultra-low power high dynamic range image sensor
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- 1.8V Capable GPIO on Samsung Foundry 4nm FinFET
Related Blogs
- Cadence Generative AI Solution: A Comprehensive Suite for Chip-to-System Design
- Chip Design Industry Reaches an AI Inflection Point
- The Evolution of Generative AI up to the Model-Driven Era
- What are AI Chips? A Comprehensive Guide to AI Chip Design
Latest Blogs
- MIPI: Powering the Future of Connected Devices
- ESD Protection for an High Voltage Tolerant Driver Circuit in 4nm FinFET Technology
- Designing the AI Factories: Unlocking Innovation with Intelligent IP
- Smarter SoC Design for Agile Teams and Tight Deadlines
- Automotive Reckoning: Industry Leaders Discuss the Race to Redefine Car Development