Renesas Collaborates on Large Language Model Generative AI Chip Design
Renesas and Cadence have been collaborating for several years, combining their expertise to drive advancements in chip design. Their partnership has been instrumental in creating innovative solutions that address the complex challenges faced by chip designers in today's rapidly evolving technological landscape. Most recently, the collaboration has focused on generative AI and its impact on semiconductor quality and design team productivity. They are also early adopters of Cadence Generative AI solutions, including Cadence Cerebrus for chip implementation, Verisium AI-driven verification, and the Cadence Joint Data and AI (JedAI) Platform.
The world of generative AI is evolving rapidly! I'm now a regular user of ChatGPT for various projects at work and home. At Cadence, we are seeing a dramatic uptick in adopting our JedAI generative AI solution. We recently announced the industry's first large language model (LLM) for chip design (a proof of concept project named ChipGPT) and the OrCAD X Platform for PCB design, optimized for small and medium businesses
To read the full article, click here
Related Semiconductor IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- Neuromorphic Processor IP
- Lossless & Lossy Frame Compression IP
Related Blogs
- Chip Design Industry Reaches an AI Inflection Point
- The Evolution of Generative AI up to the Model-Driven Era
- Cadence Generative AI Solution: A Comprehensive Suite for Chip-to-System Design
- The Age of AI Demands Faster Chip Development: Only Arm and Cadence Deliver
Latest Blogs
- System-on-Chip Design: Integrating Complex Systems into a Single Silicon Solution
- Rethinking AI Infrastructure: The Rise of PCIe Switches
- Verification of PCIe's TDISP for Device Interface Security
- Comcores: The One-Stop Shop for Automotive Ethernet and Security
- Cadence Drives Next-Gen Memory and Connectivity at FMS 2025