70% of re-spin issues are AMS in nature: How mixed-signal design can mess up a perfectly good SoC
November 8, 2010
The title for this blog entry comes from a statement made early in a presentation on SoC design given at this week’s International SoC Conference in Newport Beach, California. The speaker was Cormac O’Sullivan from the S3 Group in Cork, Ireland. O’Sullivan is the RF and Mixed Signal Engineering Team Lead and S3 is a design house specializing in RF and mixed-signal SoC design. The official title of his presentation was “RF SoC Design Flow.”
Why worry about RF and mixed-signal SoC design?
To read the full article, click here
Related Semiconductor IP
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- All Digital Fractional-N RF Frequency Synthesizer PLL in GlobalFoundries 22FDX
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
Related Blogs
- Six Issues that will Inhibit Profitable Growth in 2010 - Be Ready
- Real Number Model Development and Application in Mixed-Signal SoC Verification
- Mixed Signal Design IP Embraces Metric-Driven Verification Using RNM
- IP Roundtable, Part 6: Integration Issues Ahead
Latest Blogs
- MIPI: Powering the Future of Connected Devices
- ESD Protection for an High Voltage Tolerant Driver Circuit in 4nm FinFET Technology
- Designing the AI Factories: Unlocking Innovation with Intelligent IP
- Smarter SoC Design for Agile Teams and Tight Deadlines
- Automotive Reckoning: Industry Leaders Discuss the Race to Redefine Car Development