Introducing PCIe's Integrity and Data Encryption Feature (IDE)
The Integrity and Data Encryption (IDE) was published in PCIe (Peripheral Component Interconnect Express) version 6.0, and it was created as a tool to protect the communication between the different devices of the PCIe topology root complex (RC), switch (SW), and endpoint (EP). The IDE layer is a new layer that was inserted between the transection layer and data link layer with the goal of protecting against threats from physical attacks on the link. The IDE will use a cryptography mechanism to encrypt all data sent for both sides.
The IDE feature has two types of streams: the link IDE stream and the selective IDE stream. The link stream, in yellow, is a security channel in the link, and the selective stream, in blue, is a security channel between devices, not necessarily in the same link.
To read the full article, click here
Related Semiconductor IP
- PCIe 2.0 PHY, UMC 40LP, x1
- PCIe 2.0 PHY, UMC 40LP x4, North/South (vertical) poly orientation
- PCIe 2.0 PHY, UMC 40LP x2, North/South (vertical) poly orientation
- PCIe 2.0 PHY, UMC 28HPC+ x2, North/South (vertical) poly orientation
- PCIe 2.0 PHY, UMC 28HPC+ x1, North/South (vertical) poly orientation
Related Blogs
- Verification of Integrity and Data Encryption (IDE) for CXL Devices
- Partial Header Encryption in Integrity and Data Encryption for PCIe
- Randomization considerations for PCIe Integrity and Data Encryption Verification Challenges
- Big Innovations Double the Data Rate to 64 GT/s with PCIe 6.0
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview