Introducing PCIe's Integrity and Data Encryption Feature (IDE)
The Integrity and Data Encryption (IDE) was published in PCIe (Peripheral Component Interconnect Express) version 6.0, and it was created as a tool to protect the communication between the different devices of the PCIe topology root complex (RC), switch (SW), and endpoint (EP). The IDE layer is a new layer that was inserted between the transection layer and data link layer with the goal of protecting against threats from physical attacks on the link. The IDE will use a cryptography mechanism to encrypt all data sent for both sides.
The IDE feature has two types of streams: the link IDE stream and the selective IDE stream. The link stream, in yellow, is a security channel in the link, and the selective stream, in blue, is a security channel between devices, not necessarily in the same link.
To read the full article, click here
Related Semiconductor IP
- PCIe Gen 5 - Validates high-speed designs, ensuring compliance and error-free performance
- PCIe Gen 4 - Enables high-speed verification, error handling, and protocol compliance
- PCIe Switch Verification IP
- PCIe Gen 6 Verification IP
- PCIe Gen 5 Verification IP
Related Blogs
- Verification of Integrity and Data Encryption (IDE) for CXL Devices
- Partial Header Encryption in Integrity and Data Encryption for PCIe
- Randomization considerations for PCIe Integrity and Data Encryption Verification Challenges
- Big Innovations Double the Data Rate to 64 GT/s with PCIe 6.0
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms