Overcoming USB Type-C Verification Challenges
In mid-2014, the USB Type-C standard was announced, which provided a thinner, reversible connector and ever evolving ecosystem of new platforms like MHL, DisplayPort, HDMI, and Thunderbolt over Type-C. USB Type-C is quickly being integrated into most high end and newly-released mid-range smart phones offering the reversible Type-C connector. It is also becoming the connector of choice for IoT, display, gaming, and other emerging applications. Synopsys’ Subsystem Verification Solution for USB Type-C™ is rapidly being adopted by customers. Read more about the adoption of Synopsys’ USB Type-C Subsystem Verification Solution by ASIX.
Type-C is compliant with Power Delivery specifications, and a Type-C cable can be used to charge or power up a device. Using alternate mode, Type-C cables can connect to other third party peripherals besides USB. Some of the peripherals supported are Display Port, MHL, Thunderbolt 3, and most recently HDMI. The latest specification, USB 3.2, further enables new hosts and devices with USB Type-C to be designed as multi-lane solutions. The data rate over the existing USB Type-C cables is doubled, with up to two lanes of 5 Gbps or two lanes of 10 Gbps operation.
To read the full article, click here
Related Semiconductor IP
- USB Type-C and Power Delivery Verification IP
- USB TYPE-C Verification IP
- USB Type-C and Power deliver Controller
- USB Type-C Authentication IP
- Fully Self-contained Single/Multi Port USB Type-C Power Delivery IP
Related Blogs
- Industry Leaders Discuss "Overcoming the Challenges of Multi-die Systems Verification"
- Industry Leaders Discuss "Overcoming the Challenges of Multi-die Systems Verification"
- Its Name is C, Type-C: The New Superhero of Cables from USB
- USB Power Delivery Is Better with Type-C
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA