No reason for FD-SOI Roadmap to follow Moore's law!
We in Semiwiki are writing about FD-SOI since 2012, describing all the benefits offered by the technology in term of power consumption, price per performance compared with FinFET, etc. Let me assess again that I am fully convinced that FD-SOI is a very smart and efficient way to escape from the Moore's law paradox: the transistor cost is increasing for (FinFET) technology node below 20 nm, and that I expect FD-SOI to see market adoption.
But I think that some people are confused when dealing with FD-SOI. When you see some picture like this "SOI Roadmap" (from VLSIResearch), it seems that the picture designer has just made a copy of the Bulk Roadmap and pasted it with 2 years shift. Even if 28 and 22 nm FD-SOI become successful technologies –that I hope- it will take some time for the foundries supporting these nodes to generate enough ROI before investing in a way as described on this graphic.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- 10-bit SAR ADC - XFAB XT018
- eFuse Controller IP
- Secure Storage Solution for OTP IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
Related Blogs
- 28 nm - The Last Node of Moore's Law
- 28nm Was Last Node of Moore's Law
- Moore's Law is not Dead
- Moore’s Law and 40nm Yield
Latest Blogs
- Epson Achieves 50% Energy Efficiency with QuickLogic eFPGA
- Industry’s First Verification IP for Arm AMBA DTI-H
- 2025 Year in Review: Design Wins, Advanced Nodes, and Expanding Markets
- JESD204 Frame Mapping explained from converter samples to lanes
- Arm in the agentic era: Scaling the converged AI data center