MIPI MPHY "CheckMate" Verification IP - An Introduction
December 9, 2014
“Easy to Use”
“Catches tricky corner cases”
“Provides complete comprehensive test coverage”
These are some of the things being said by our customers about our MIPI MPHY Verification IP Solution.
Our MIPI MPHY Verification IP Solution has been adopted by many top SoC/IP companies. In the coming slides, we talk about the major aspects of our mature MIPI MPHY Verification Solution.
Related Semiconductor IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- 1.8V/3.3V GPIO With I2C Compliant ODIO in GF 55nm
- Verification IP for UALink
Related Blogs
- MIPI Unipro Transport Layer (L4) - An Introduction
- Skymizer Reduces Verification Cycles for AI Accelerator IP Development by 33% with Synopsys HAPS Prototyping
- MIPI MPHY 6.0: Enabling Next-Generation UFS Performance
- Technical Comparison: MIPI MPHY 3.1 vs MPHY 3.0