Lowering Risks with RISC-V
Reduced Instruction Set Computing Five (RISC-V) is an open Instruction Set Architecture (ISA) designed with small, fast, and low-power real-world implementations in mind. It describes the way in which software talks to an underlying processor, in a manner similar to the x86 ISA for Intel/AMD processors and the ARMv8 ISA for the latest ARM processors. However, unlike x86 ISA and ARMv8 ISA, the RISC-V ISA is open source. Any party can build a processor that using RISC-V. Not only simply processing architecture, but with a substantial body of supporting software, RISC-V can be freely used by anyone, for any purpose, and useful in a wide range of devices.
In the wake of Meltdown, Spectre, and Foreshadow exploits found in modern CPUs, people are beginning to realize that modern CPUs may be designed for performance first, safety second. In Rambus’ CryptoManager Root of Trust, the RISC-V core is located on the same silicon as the general processor, but physically separated by a secure boundary. It can run algorithms and processes within that secure boundary to protect against a wide range of attacks, including side-channel attacks, and protect against software vulnerabilities and exploits. It can also prevent device cloning.
To read the full article, click here
Related Semiconductor IP
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
- All-In-One RISC-V NPU
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
Related Blogs
- Unlock the Possibilities with HiFive Unmatched RISC-V Development Boards
- Effectively hiding sensitive data with RISC-V Zk and custom instructions
- From vision to reality in RISC-V: Interview with Karel Masarik
- Navigating Integration Challenges for the RISC-V Ecosystem with Networks-on-Chips (NoCs)
Latest Blogs
- CNNs and Transformers: Decoding the Titans of AI
- How is RISC-V’s open and customizable design changing embedded systems?
- Imagination GPUs now support Vulkan 1.4 and Android 16
- From "What-If" to "What-Is": Cadence IP Validation for Silicon Platform Success
- Accelerating RTL Design with Agentic AI: A Multi-Agent LLM-Driven Approach