Intel says Moore's Law alive and well and living at 32nm
One of the really interesting presentations at least week’s 8th International SoC Conference in Irvine was from Dr Jeff Parkhurst, Research Programs Manager at Intel, who spoke on the topic of “Delivering Cost-effective SoC-Based Platform Solutions.” I found the presentation eye-opening because of the insights it gave me into the current state of the art in chip manufacturing. Parkhurst opened his talk by stating that dimensional scaling, Moore’s Law, is still very much alive and well despite reports to the contrary. He showed a timeline for Intel IC production showing a very regular, 2-year clock tick on dimensional scaling at Intel: 90nm in 2003, 65nm in 2005, 45nm in 2007, 32nm in 2009, and forecasting 22nm in 2011. Interesting, but not news—perhaps.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Moore's Law seen hitting big bump at 14 nm
- 28 nm - The Last Node of Moore's Law
- "Cook's Law" supersedes "Moore's Law"-its impact on Apple, Samsung, TSMC & Intel
- Moore’s Law and 40nm Yield
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?