Intel says Moore's Law alive and well and living at 32nm
One of the really interesting presentations at least week’s 8th International SoC Conference in Irvine was from Dr Jeff Parkhurst, Research Programs Manager at Intel, who spoke on the topic of “Delivering Cost-effective SoC-Based Platform Solutions.” I found the presentation eye-opening because of the insights it gave me into the current state of the art in chip manufacturing. Parkhurst opened his talk by stating that dimensional scaling, Moore’s Law, is still very much alive and well despite reports to the contrary. He showed a timeline for Intel IC production showing a very regular, 2-year clock tick on dimensional scaling at Intel: 90nm in 2003, 65nm in 2005, 45nm in 2007, 32nm in 2009, and forecasting 22nm in 2011. Interesting, but not news—perhaps.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related Blogs
- Moore's Law seen hitting big bump at 14 nm
- 28 nm - The Last Node of Moore's Law
- "Cook's Law" supersedes "Moore's Law"-its impact on Apple, Samsung, TSMC & Intel
- Moore’s Law and 40nm Yield
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms