Intel Developer Forum (IDF13): A "Look Inside" the Technology Showcase
The recent Intel Developer Forum 2013 in San Francisco was notable for the sheer number of attendees and the broad spectrum of the technology industry they represented.
Intel's embrace of a more diversified computing ecosystem was on display -- Android mascots, tablets, and phones, and yes, servers and cloud software. Intel led the PC revolution with its x86 family of processors, but faces intense competition in the handheld space where low power competitors hold sway. The keynote speeches and technical sessions were rich in content. Topics ranged from the Quark family of SoCs to Moore's Law and Big Data, and everything in between.
On Day 1, new Intel CEO Brian Krzanich talked about the evolution from a CPU based architecture to an SoC based architecture. Renee James, Intel President, discussed integrated computing and the impact on daily tasks and our lifestyle. The second day covered topics on Mobility, a key area of focus for Intel as it attempts to gain share in the handheld, mobile, and wearable computing market.
While the days were packed with technical talks on all kinds of topics from HTML5 and Hadoop to overclocking for high performance gaming and content creation, the technology showcase was a reflection of the technology ecosystem. The show floor was grouped into regions (NVM Express, Superspeed USB, etc).
To read the full article, click here
Related Semiconductor IP
- xSPI Multiple Bus Memory Controller
- MIPI CSI-2 IP
- PCIe Gen 7 Verification IP
- WIFI 2.4G/5G Low Power Wakeup Radio IP
- Radar IP
Related Blogs
- ARM Partners in the MWC spotlight - Enjoy this inside look at ARM Technology!
- A look at the PowerVR graphics architecture: Tile-based rendering
- Technology Challenges: Intel, IBM, Xilinx, GlobalFoundries, IMEC
- CEVA DSP Cores ... Inside Intel
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA