Improve Your Verification Methodology: Hunt Bugs Flying in Squadrons
March 14, 2022
Creating a quality RISC-V processor requires a verification methodology that enforces the highest standards. In this article, Philippe Luc, Director of Verification at Codasip, explains the methodology that is adopted at Codasip to bring processor verification to the next level.
After analyzing bugs on several generations of CPUs, I came to the conclusion that “bugs fly in squadrons”. In other words, when a bug is found in a given area of the design, the probability that there are other bugs with similar conditions, in the same area of the design, is quite high.
To read the full article, click here
Related Semiconductor IP
- High Performance 64-bit RISC-V Processor
- Custom RISC-V Processor
- 64-Bit 8-stage superscalar RISC-V processor
- 8-stage superscalar RISC-V processor
- Configurable RISC-V processor IP core
Related Blogs
- Programmable Hardware Delivers 10,000X Improvement in Verification Speed over Software for Forward Error Correction
- Accelerate your MIPI CSI-2 Verification with a Divide and Conquer Approach
- Measuring the complexity of processor bugs to improve testbench quality
- Accelerating Your Overall HW/SW Verification and Validation Productivity Using Dynamic Duo
Latest Blogs
- Breaking the Silence: What Is SoundWire‑I3S and Why It Matters
- What It Will Take to Build a Resilient Automotive Compute Ecosystem
- The Blind Spot of Semiconductor IP Sales
- Scalable I/O Virtualization: A Deep Dive into PCIe’s Next Gen Virtualization
- UEC-LLR: The Future of Loss Recovery in Ethernet for AI and HPC