How to Use the AXI VIP Debug Port
March 6, 2015
VIP manager Tushar Mattu of Synopsys gives insights on how to effectively use the AXI VIP Debug Port
Related Semiconductor IP
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
- UCIe RX Interface
Related Blogs
- How to Solve the Size, Weight, Power and Cooling Challenge in Radar & Radio Frequency Modulation Classification
- Evolution of AMBA AXI Protocol: An Introduction to the Issue L Update
- Cadence Adds 10 New VIP to Strengthen Verification IP Portfolio for AI Designs
- Case Study: How To Use Protocol Debug Analyzer To Simplify Debug
Latest Blogs
- Satellite communications are no longer as secure as assumed
- Why Hardware Monitoring Needs Infrastructure, Not Just Sensors
- Why Post-Quantum Cryptography Doesn’t Replace Classical Cryptography
- The Silent Guardian of AI Compute - PUFrt Unifies Hardware Security and Memory Repair to Build the Trust Foundation for AI Factories
- Heterogeneous NPU Data Movement Tax: Intel's Own Slides Tell the Story