How to Use the AXI VIP Debug Port
March 6, 2015
VIP manager Tushar Mattu of Synopsys gives insights on how to effectively use the AXI VIP Debug Port
Related Semiconductor IP
- SoC Security Platform / Hardware Root of Trust
- SPI to AHB-Lite Bridge
- Octal SPI Master/Slave Controller
- I2C and SPI Master/Slave Controller
- AHB/AXI4-Lite to AXI4-Stream Bridge
Related Blogs
- How to Reduce Memory Model Debug Time
- FPGAs or ASICs - What Are Their Differences and Similarities and How to Use Them for Security?
- Case Study: How To Use Protocol Debug Analyzer To Simplify Debug
- Debug of AMBA AXI Outstanding Transactions