How to Use the AXI VIP Debug Port
March 6, 2015
VIP manager Tushar Mattu of Synopsys gives insights on how to effectively use the AXI VIP Debug Port
Related Semiconductor IP
- Network-on-Chip (NoC)
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- DVB-S2 Demodulator
- UCIe PHY (Die-to-Die) IP
- UCIe-S 64GT/s PHY IP
Related Blogs
- How to Solve the Size, Weight, Power and Cooling Challenge in Radar & Radio Frequency Modulation Classification
- Evolution of AMBA AXI Protocol: An Introduction to the Issue L Update
- Cadence Adds 10 New VIP to Strengthen Verification IP Portfolio for AI Designs
- Case Study: How To Use Protocol Debug Analyzer To Simplify Debug
Latest Blogs
- Enabling End-to-End EDA Flow on Arm-Based Compute for Infrastructure Flexibility
- Real PPA improvements from analog IC migration
- Design specification: The cornerstone of an ASIC collaboration
- The importance of ADCs in low-power electrocardiography ASICs
- VESA Adaptive-Sync V2 Operation in DisplayPort VIP