HDMI, DisplayPort, MHL IPs + Engineering Team = Good Move
This news is certainly not as amazing that the acquisition of MIPS by Imagination, or Arteris by Qualcomm… but it shows that Cadence is building a complete Interface IP port-folio, brick after brick. The result will be that a complete wall is being built on the Synopsys road to monopoly and complete success on Interface IP market. When evaluating HDMI and DisplayPort IP segment, the two big names are Synopsys and Silicon Image, and Transwitch comes after, quite far from the two leaders. Let’s hope for Cadence that this lagging position was due to a lack of investment, rather than from the quality of the engineering team. In this case, the very strong motivation, and deep pockets of Cadence should help the company to head to head compete with Synopsys in the near future, in this IP market segment where Cadence had so far no product to offer… Thus, we think these asset acquisition will be generate new IP sales for Cadence. If we want to forecast the volume of these IP sales, it can be wise to see the starting point, or what was the latest available business figure for Transwitch.
To read the full article, click here
Related Semiconductor IP
- HDMI
- 4-port Receiver/Transmitter/Repeater HDCP 2.3 on HDMI 2.0 and/or DisplayPort 2.0/1.4 ESM (generation 3)
- HDMI, LVDS, RF and Analog Pads in TSMC 45/40nm
- HDMI 2.1 FEC Receiver (Tx)
- HDMI 2.1 FEC Transmitter (Tx)
Related Blogs
- HDMI vs DisplayPort?... DiiVA is the answer from China!
- A Comparison on Different AMBA 5 CHI Verification IPs
- Open-Silicon adds Silicon Logic Engineering - for a good reason
- Abstract Made Concrete: Software Reverse Engineering – Mike McLean of UBM TechInsights Comments on the Bilski Case
Latest Blogs
- From GPUs to Memory Pools: Why AI Needs Compute Express Link (CXL)
- Verification of UALink (UAL) and Ultra Ethernet (UEC) Protocols for Scalable HPC/AI Networks using Synopsys VIP
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained
- Smarter ASICs and SoCs: Unlocking Real-World Connectivity with eFPGA and Data Converters
- RISC-V Takes First Step Toward International Standardization as ISO/IEC JTC1 Grants PAS Submitter Status