GloFo's 12nm FD-SOI: why it makes headlines in China
As you've probably seen in (excellent!) recent semiwiki postings by Eric Esteve and Scotten Jones, 12nm FD-SOI has now officially joined the GlobalFoundries’ roadmap. Eric and Scotten did a great job of putting many things in perspective. But this is a big piece of news, so here I propose looking at it from yet another perspective, adding a few details from GloFo's press releases, and showing some supporting slides from their presentations at the FD-SOI Forum in Shanghai last month. Why the italics? Read on.
First, just to be clear, GloFo's target with 12FDX, as it's called, is intelligent, connected systems. They say it's beating 14/16nm FinFET on performance, power consumption (by 50%) and cost. Add back bias and it beats 10nm FinFET. Customer product tape-outs are expected to begin in the first half of 2019. That should put them in a pretty sweet spot for the leading edge of their target customers doing those “intelligent, connected systems”.
To read the full article, click here
Related Semiconductor IP
- All Digital Fractional-N RF Frequency Synthesizer PLL in GlobalFoundries 22FDX
- eFPGA on GlobalFoundries GF12LP
- ADPLL 2GHz Clock Generator - GLOBALFOUNDRIES 22FDX
- MIPI C/D Combo PHY RX - GlobalFoundries 22FDX
- 5 GHz 250 fs Jitter PLL - GlobalFoundries 22nm
Related Blogs
- FD-SOI, an Opportunity for China?
- GlobalFoundries Endorse ST/LETI FD-SOI 22nm!
- GlobalFoundries FD-SOI. Yes, It's True
- GlobalFoundries 22nm FD-SOI: What Happens When
Latest Blogs
- CNNs and Transformers: Decoding the Titans of AI
- How is RISC-V’s open and customizable design changing embedded systems?
- Imagination GPUs now support Vulkan 1.4 and Android 16
- From "What-If" to "What-Is": Cadence IP Validation for Silicon Platform Success
- Accelerating RTL Design with Agentic AI: A Multi-Agent LLM-Driven Approach