GlobalFoundries 22nm FD-SOI: What Happens When
Earlier in the week I wrote about GlobalFoundries announcement of 22nm FD-SOI. At SEMICON West there were three events that filled in some more details. First, on Tuesday, a lunch presentation given by SOITEC who make the wafer blanks that FD-SOI requires. Then on Wednesday I sat down for an hour with Gary Patton and Subi Kengeri to get more details. And finally, on Wednesday evening there was a meeting with many of the people who are participating in the 22nm FD-SOI ecosystem.
Gary Patton used to be the head of R&D at IBM Semiconductor. Since IBM is retaining semiconductor R&D then he was what was called a "voluntary" and he could decide whether to remain with IBM or join GlobalFoundries. He decided to join GF as the CTO and says he is "all in". He is impressed with Sanjay Jha (who I assume was also the person who closed the deal with Gary to bring him over).
To read the full article, click here
Related Semiconductor IP
- Heterogeneous eFPGA architecture with LUTs, DSPs, and BRAMs on GlobalFoundries GF12LP
- eFPGA on GlobalFoundries GF12LP
- ADPLL 2GHz Clock Generator - GLOBALFOUNDRIES 22FDX
- Wide Range Programmable Integer PLL on GLOBALFOUNDRIES 28SLPE
- Wide Range Programmable Integer PLL on GLOBALFOUNDRIES 130N
Related Blogs
- GlobalFoundries Endorse ST/LETI FD-SOI 22nm!
- FD-SOI: GlobalFoundries 22nm Update
- ASMC 2015: GlobalFoundries 22nm SOI plans and more!
- GlobalFoundries FD-SOI. Yes, It's True
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA