GlobalFoundries 22nm FD-SOI: What Happens When
Earlier in the week I wrote about GlobalFoundries announcement of 22nm FD-SOI. At SEMICON West there were three events that filled in some more details. First, on Tuesday, a lunch presentation given by SOITEC who make the wafer blanks that FD-SOI requires. Then on Wednesday I sat down for an hour with Gary Patton and Subi Kengeri to get more details. And finally, on Wednesday evening there was a meeting with many of the people who are participating in the 22nm FD-SOI ecosystem.
Gary Patton used to be the head of R&D at IBM Semiconductor. Since IBM is retaining semiconductor R&D then he was what was called a "voluntary" and he could decide whether to remain with IBM or join GlobalFoundries. He decided to join GF as the CTO and says he is "all in". He is impressed with Sanjay Jha (who I assume was also the person who closed the deal with Gary to bring him over).
To read the full article, click here
Related Semiconductor IP
- SD/eMMC - GlobalFoundries 12LP, North/South Poly Orientation
- 802.11ah IP - GLOBALFOUNDRIES 22nm FDX
- MIPI C/D Combo PHY RX - GlobalFoundries 22FDX
- MIPI DPHY-TX - GlobalFoundries 22FDX process
- 512x8 Bits OTP (One-Time Programmable) IP, GLOBALFOUNDRIES 0.13um BCD 1.5V/5V Process
Related Blogs
- GlobalFoundries Endorse ST/LETI FD-SOI 22nm!
- FD-SOI: GlobalFoundries 22nm Update
- ASMC 2015: GlobalFoundries 22nm SOI plans and more!
- GlobalFoundries FD-SOI. Yes, It's True
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview