What You Need to Know About Gate-All-Around Designs
For several generations of semiconductor technology, chip designers have derived great benefit from FinFETs, the three-dimensional field-effect transistors (FETs) marked by their thin vertical fins. However, the industry is now running into the limits of how much we can further shrink FinFETs, whilst extracting the speed and power benefits, which are needed for compute-intensive applications like artificial intelligence (AI) and machine learning (ML). Enter the gate-all-around (GAA) transistor architecture, which extends device scaling while increasing chip performance and reducing power.
GAA devices began to emerge at 3nm and are dominant at 2nm. Currently, high-performance mobile is leading the way in GAA adoption, with hyperscale servers and high-performance CPUs following closely behind. SemiEngineering calls the GAA transistor “the ultimate CMOS device in terms of electrostatics.” As the industry marches into the angstrom era and scaling alone becomes increasingly challenging, GAA transistors—alongside new power distribution schemes and multi-die based design—are poised to help accelerate semiconductor innovation.
Read on for more details about how transistors have evolved over the years, why GAA devices are the transistor architecture of choice in the angstrom era, and how co-optimizing foundation IP and design flows can help SoC design teams achieve GAA success.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related Blogs
- Can Open Source Work for SSD Designs?
- An inconvenient truth about using DDR3 SDRAM for embedded designs
- ARM's Cortex-M3 in new designs, robots, analog, FPGA & new cores
- Ivo Bolsens of Xilinx and Crossover Designs
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms