FPGAs as ASIC Alternatives: Past & Future
April 24, 2014
In my recent blog, 28nm – The Last Node of Moore's Law, I outlined the recent dramatic change that has occurred after many years of cost reduction associated with dimensional scaling. It is now clear that the 28nm technology note will provide the lowest cost-per-gate for years to come. In this blog we will assess the potential implications for the ASIC and the FPGA markets.
Over the last two decades, we have seen escalating mask set costs associated with dimensional scaling, along with accordingly escalating NRE costs. At the recent 2014 SEMI Industry Strategy Symposium (ISS), Ivo Bolsens, Xilinx CTO, presented the following chart illustrating ASIC design cost escalation:
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Complex Digital Up Converter
- Bluetooth Low Energy 6.0 Digital IP
- Verification IP for Ultra Ethernet (UEC)
- MIPI SWI3S Manager Core IP
Related Blogs
- ASICS versus FPGAs versus ASICs with eFPGA Technology
- FPGAs or ASICs - What Are Their Differences and Similarities and How to Use Them for Security?
- What will it take for FPGAs to become as ubiquitous as processors?
- IP-SoC trip report (part I): how analyst sees the future of IP (and forecast the past)
Latest Blogs
- Evolution of CXL PBR Switch in the CXL Fabric
- CNNs and Transformers: Decoding the Titans of AI
- How is RISC-V’s open and customizable design changing embedded systems?
- Imagination GPUs now support Vulkan 1.4 and Android 16
- From "What-If" to "What-Is": Cadence IP Validation for Silicon Platform Success