Will verification challenges overwhelm FPGA design?
EETimes just published a blog titled “FPGAs advance, but verification challenges increase,” written by GateRocket’s president and CEO Dave Orecchio. The article makes the point that FPGAs are rapidly losing their “easy-to-use” market positioning because, to put it quite simply, they are now reaching complexity levels that make verification efforts difficult. Just as difficult as when ASICs evolved into SoCs more than a decade ago (and then MPSoCs) and created similar problems. Increasing FPGA complexity is actually a very good thing, because it means that you can use FPGAs to do more things. Meanwhile, ASIC-based SoCs continue to evolve with process technology advances and they can also do more things—many, many more things. However, design complexity brings problems regardless of the implementation technology used and certainly verification at all design levels is one of the thorniest problems to come along.
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- MIPI SoundWire I3S Peripheral IP
- LPDDR6/5X/5 Controller IP
- Post-Quantum ML-KEM IP Core
- MIPI SoundWire I3S Manager IP
Related Blogs
- Verification of the Lane Adapter FSM of a USB4 Router Design Is Not Simple
- 4 Ways that Digital Techniques Can Speed Up Memory Design and Verification
- DDR5 DIMM Design and Verification Considerations
- Understanding UCIe Design Verification Topologies
Latest Blogs
- ML-DSA explained: Quantum-Safe digital Signatures for secure embedded Systems
- Efficiency Defines The Future Of Data Movement
- Why Standard-Cell Architecture Matters for Adaptable ASIC Designs
- ML-KEM explained: Quantum-safe Key Exchange for secure embedded Hardware
- Rivos Collaborates to Complete Secure Provisioning of Integrated OpenTitan Root of Trust During SoC Production