Will verification challenges overwhelm FPGA design?
EETimes just published a blog titled “FPGAs advance, but verification challenges increase,” written by GateRocket’s president and CEO Dave Orecchio. The article makes the point that FPGAs are rapidly losing their “easy-to-use” market positioning because, to put it quite simply, they are now reaching complexity levels that make verification efforts difficult. Just as difficult as when ASICs evolved into SoCs more than a decade ago (and then MPSoCs) and created similar problems. Increasing FPGA complexity is actually a very good thing, because it means that you can use FPGAs to do more things. Meanwhile, ASIC-based SoCs continue to evolve with process technology advances and they can also do more things—many, many more things. However, design complexity brings problems regardless of the implementation technology used and certainly verification at all design levels is one of the thorniest problems to come along.
To read the full article, click here
Related Semiconductor IP
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
- UCIe RX Interface
Related Blogs
- 4 Ways that Digital Techniques Can Speed Up Memory Design and Verification
- DDR5 DIMM Design and Verification Considerations
- Understanding UCIe Design Verification Topologies
- Low-Power IC Design: What Is Required for Verification and Debug?
Latest Blogs
- Satellite communications are no longer as secure as assumed
- Why Hardware Monitoring Needs Infrastructure, Not Just Sensors
- Why Post-Quantum Cryptography Doesn’t Replace Classical Cryptography
- The Silent Guardian of AI Compute - PUFrt Unifies Hardware Security and Memory Repair to Build the Trust Foundation for AI Factories
- Heterogeneous NPU Data Movement Tax: Intel's Own Slides Tell the Story