The Why and How of Fine-Grain 3D Integration
January 23, 2012
As many of you know, 3D technologies in the marketplace today have huge TSVs. For example, TSMC's 28nm technology has 6um diameter TSVs with 5um keep-out zone. Other manufacturers are offering similar TSV sizes too. When you start comparing these with on-chip feature sizes (28nm), you'll understand why I use the term "huge" to describe these TSVs. In contrast, fine-grain 3D technologies are defined as those having TSV pitches smaller than 500nm.
To read the full article, click here
Related Semiconductor IP
- Lightweight and Configurable Root-of-Trust Soft IP
- Message filter
- SSL/TLS Offload Engine
- TCP/UDP Offload Engine
- JPEG-LS Encoder IP
Related Blogs
- TierLogic lifts the veil: another take on the 3D FPGA
- IP Integration : What is the difference between stitching and weaving?
- Which Direction for EDA - 2D, 3D, or 360?
- Heard at DAC: is IP integration the real high-level design?
Latest Blogs
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA
- Design IP Market Increased by All-time-high: 20% in 2024!
- Embarrassingly Parallel Problems: Definitions, Challenges and Solutions
- What’s Your Vector? Synopsys Introduces New ARC VPX6 Digital Signal Processor