FD-SOI: GlobalFoundries 22nm Update
As I said yesterday, last week was the GSA Analog/Mixed-Signal working group completely dedicated to FD-SOI. ST went first and had a presentation that was a mixture of an introduction to FD-SOI that I have covered times that are too numerous to mention.
Then they did a dive into analog and RF capabilities for FD-SOI that went very deep into two test projects, deeper than I could follow in detail (my PhD is in software not RF design). But the key is in the picture above. The pictures on the right show how back-biasing is actually applied. You apply a positive voltage to the back of the N transistors and a negative one to the back of the P. The graph on the left shows the result. The tiny red line shows how substrate bias works in a bulk process: you can only do a little and it isn't very effective. The blue line is what you can get with FD-SOI biasing. Actually, since biasing can go to 3V I believe you can do even more.
To read the full article, click here
Related Semiconductor IP
- eFPGA on GlobalFoundries GF12LP
- ADPLL 2GHz Clock Generator - GLOBALFOUNDRIES 22FDX
- MIPI C/D Combo PHY RX - GlobalFoundries 22FDX
- 11-bit, 5 GSPS SAR ADC - GlobalFoundries GF22FDX
- Power On Reset, 200uA Delay Time - GlobalFoundries 180nm
Related Blogs
- GlobalFoundries Endorse ST/LETI FD-SOI 22nm!
- GlobalFoundries 22nm FD-SOI: What Happens When
- ASMC 2015: GlobalFoundries 22nm SOI plans and more!
- GlobalFoundries FD-SOI. Yes, It's True
Latest Blogs
- lowRISC Tackles Post-Quantum Cryptography Challenges through Research Collaborations
- How to Solve the Size, Weight, Power and Cooling Challenge in Radar & Radio Frequency Modulation Classification
- Programmable Hardware Delivers 10,000X Improvement in Verification Speed over Software for Forward Error Correction
- The Integrated Design Challenge: Developing Chip, Software, and System in Unison
- Introducing Mi-V RV32 v4.0 Soft Processor: Enhanced RISC-V Power