FD-SOI: GlobalFoundries 22nm Update
As I said yesterday, last week was the GSA Analog/Mixed-Signal working group completely dedicated to FD-SOI. ST went first and had a presentation that was a mixture of an introduction to FD-SOI that I have covered times that are too numerous to mention.
Then they did a dive into analog and RF capabilities for FD-SOI that went very deep into two test projects, deeper than I could follow in detail (my PhD is in software not RF design). But the key is in the picture above. The pictures on the right show how back-biasing is actually applied. You apply a positive voltage to the back of the N transistors and a negative one to the back of the P. The graph on the left shows the result. The tiny red line shows how substrate bias works in a bulk process: you can only do a little and it isn't very effective. The blue line is what you can get with FD-SOI biasing. Actually, since biasing can go to 3V I believe you can do even more.
To read the full article, click here
Related Semiconductor IP
- SD/eMMC - GlobalFoundries 12LP, North/South Poly Orientation
- 802.11ah IP - GLOBALFOUNDRIES 22nm FDX
- MIPI C/D Combo PHY RX - GlobalFoundries 22FDX
- MIPI DPHY-TX - GlobalFoundries 22FDX process
- 512x8 Bits OTP (One-Time Programmable) IP, GLOBALFOUNDRIES 0.13um BCD 1.5V/5V Process
Related Blogs
- GlobalFoundries Endorse ST/LETI FD-SOI 22nm!
- GlobalFoundries 22nm FD-SOI: What Happens When
- ASMC 2015: GlobalFoundries 22nm SOI plans and more!
- GlobalFoundries FD-SOI. Yes, It's True
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview