Doing JEDEC or MIPI IP Verification? Here Are Some Test Plans
March 24, 2014
JEDEC and MIPI technologies are really HOT this year! MIPI has built a formidable "engine" in MIPI UniPro and MIPI M-PHY - that can be harnessed by technologies like JEDEC UFS, MIPI CSI-3 and MIPI DSI-2.
Given the popularity of these technologies, it is important for IP developers to race till the finish line. We have taken some of the stress out of IP development by providing Free Downloadable Test Plans for select MIPI and JEDEC protocols. Get a head start over competition!
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related Blogs
- How did JEDEC UFS beat the MIPI CSI3 and DSI2 in adoption race?
- Accelerate your MIPI CSI-2 Verification with a Divide and Conquer Approach
- High Speed Memory in Smart Phones: MIPI UniPro v1.8 for JEDEC UFS v3.0
- Arasan MIPI CSI-2-RX IP Verification Using Questa VIPs
Latest Blogs
- lowRISC Tackles Post-Quantum Cryptography Challenges through Research Collaborations
- How to Solve the Size, Weight, Power and Cooling Challenge in Radar & Radio Frequency Modulation Classification
- Programmable Hardware Delivers 10,000X Improvement in Verification Speed over Software for Forward Error Correction
- The Integrated Design Challenge: Developing Chip, Software, and System in Unison
- Introducing Mi-V RV32 v4.0 Soft Processor: Enhanced RISC-V Power