Diving Into the Components of ML-Based Regression Failure Analysis and Debug
Recently we wrote about how AI-driven debug automation technology can accelerate the root-cause analysis of regression failures. In that blog we introduced the Synopsys Verdi Regression Debug Automation (RDA) technology that helped customers like MediaTek achieve a 4X improvement in identifying root-causes of failures in their design. This blog will take a deeper look into the components of this RDA technology, explain how they work and how users can take advantage to achieve similar results.
First, let’s recap what Synopsys Verdi RDA does from a high-level. Each time a regression fails, teams must often examine 100’s if not 1,000s of failures and debug their causes. Synopsys Verdi RDA uses machine learning (ML) to automate the process of finding the root causes of failures in the design under test and testbench. The technology automatically classifies and probes these raw regression failures. The failures are then automatically triaged to identify if they are part of the design or the testbench. Design and verification teams then perform root-cause analysis to pinpoint the bug(s) triggering these failures.
Now let’s take a closer look at the components that automate and accelerate regression debug. The process starts by collecting data from the regression run. The collected data feeds into the Regression Binning application which then analyzes the log files and classifies these failures into different buckets according to error types such as UVM-based messaging, user-defined rules, verification IP, and instruction set errors. The results can then be visualized in Synopsys Verdi where users can filter and search the results and then invoke interactive debug. The process has been shown to be 90% accurate and reduces overall triage time.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Bluetooth Low Energy 6.0 Digital IP
- Ultra-low power high dynamic range image sensor
- Neural Video Processor IP
- Flash Memory LDPC Decoder IP Core
Related Blogs
- Early, Accurate, and Faster Exploration and Debug of Worst-Case Design Failures with ML-Based Spectre FMC Analysis
- Navigating the Future of EDA: The Transformative Impact of AI and ML
- DDR5 12.8Gbps MRDIMM IP: Powering the Future of AI, HPC, and Data Centers
- Flash Forward: MRAM and RRAM Bring Embedded Memory and Applications into the Future
Latest Blogs
- What It Will Take to Build a Resilient Automotive Compute Ecosystem
- The Blind Spot of Semiconductor IP Sales
- Scalable I/O Virtualization: A Deep Dive into PCIe’s Next Gen Virtualization
- UEC-LLR: The Future of Loss Recovery in Ethernet for AI and HPC
- Trust at the Core: A Deep Dive into Hardware Root of Trust (HRoT)