Disruption Ahead for Ethernet Chips
The network industry is decoupling software from hardware, enabling new opportunities in the Ethernet switching market.
Data centers keep demanding more performance because the titans of cloud--Apple Google Facebook and Amazon--are constantly starved for faster connections and old design methods are not keeping pace. Disaggregation is about to hit the Ethernet chip market.
Looking at the numbers, the market has experienced a substantial increase in merchant silicon and demand for higher speed ports. 100 Gbps revenue surpassed 10 Gbps revenue for the first time in 2Q18 within the data center, furthermore, 25 Gbps serdes lanes are now more common in that space than any other previous technology. This signals the clear future trend.
A prominent way forward for chip design is increasingly defined by the transition away from network switch ASICs--dependent mainly on TSMC’s process node technology--to multi-chip or “chiplet” architectures. This evolution will shake up big silicon vendors such as Broadcom and Cisco who have done business in much the same way for years.
To read the full article, click here
Related Semiconductor IP
- Verification IP for Ultra Ethernet (UEC)
- Ultra Ethernet Verification IP
- Ethernet Switch VLAN 5x100M
- 100G MAC/PCS Ultra Ethernet
- Complete 1.6T Ultra Ethernet IP Solution
Related Blogs
- How PCIe 7.0 is Boosting Bandwidth for AI Chips
- Ultra Ethernet Consortium Set to Enable Scaling of Networking Interconnects for AI and HPC
- Securing The Road Ahead: MACsec Compliant For Automotive Use
- UEC-LLR: The Future of Loss Recovery in Ethernet for AI and HPC
Latest Blogs
- Why What Where DIFI and the new version 1.3
- ML-DSA explained: Quantum-Safe digital Signatures for secure embedded Systems
- Efficiency Defines The Future Of Data Movement
- Why Standard-Cell Architecture Matters for Adaptable ASIC Designs
- ML-KEM explained: Quantum-safe Key Exchange for secure embedded Hardware