Developing a customized RISC-V core for MEMS sensors
We recently described how Codasip Labs is working with the NimbleAI project to push the boundaries of neuromorphic vision. Let’s talk about another cool project. This project is focused on another sense, hearing. We will use our unique Codasip Studio design toolset to develop a customized RISC-V core for MEMS (micro-electro-mechanical system) sensors.
Again, technology is inspired by biology in this project which is partly funded by the European Union and involves 27 organizations from 7 countries in Europe. This three-year project is called “Acoustic sensor solutions integrated with digital technologies as key enablers for emerging applications fostering Society 5.0”. That is a mouthful (and not very hashtag-friendly). Luckily there is also the short-form project name, Listen2Future. This project is a great example of industry innovating for the benefit of society: reducing infant mortality rates; or improving hearing aid efficiency for the hard of hearing.
To read the full article, click here
Related Semiconductor IP
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
- All-In-One RISC-V NPU
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
Related Blogs
- Have you checked the hidden costs of deploying an open source RISC-V core?
- SiFive Makes a Splash at the RISC-V Summit with 10+ Talks, Demos, and a Surprise Product Reveal
- Unleashing the Potential of RISC-V: A Recap of the SiFive Tech Forum
- NOEL-V: A RISC-V Processor for High-Performance Space Applications
Latest Blogs
- Trust at the Core: A Deep Dive into Hardware Root of Trust (HRoT)
- Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer
- LPDDR6: The Next-Generation LPDDR Device Standard and How It Differs from LPDDR5
- MIPI MPHY 6.0: Enabling Next-Generation UFS Performance
- How Does Crocodile Dundee Relate to AI Inference?