Developing a customized RISC-V core for MEMS sensors
We recently described how Codasip Labs is working with the NimbleAI project to push the boundaries of neuromorphic vision. Let’s talk about another cool project. This project is focused on another sense, hearing. We will use our unique Codasip Studio design toolset to develop a customized RISC-V core for MEMS (micro-electro-mechanical system) sensors.
Again, technology is inspired by biology in this project which is partly funded by the European Union and involves 27 organizations from 7 countries in Europe. This three-year project is called “Acoustic sensor solutions integrated with digital technologies as key enablers for emerging applications fostering Society 5.0”. That is a mouthful (and not very hashtag-friendly). Luckily there is also the short-form project name, Listen2Future. This project is a great example of industry innovating for the benefit of society: reducing infant mortality rates; or improving hearing aid efficiency for the hard of hearing.
To read the full article, click here
Related Semiconductor IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
Related Blogs
- NOEL-V: A RISC-V Processor for High-Performance Space Applications
- RISC-V customization gets a standing ovation - no fragmentation drama!
- RISC-V: An Open Standard - Backed by a Global Community - to Enable Open Computing for All
- RISC-V to the Core: New Horizons
Latest Blogs
- ReRAM in Automotive SoCs: When Every Nanosecond Counts
- AndeSentry – Andes’ Security Platform
- Formally verifying AVX2 rejection sampling for ML-KEM
- Integrating PQC into StrongSwan: ML-KEM integration for IPsec/IKEv2
- Breaking the Bandwidth Barrier: Enabling Celestial AI’s Photonic Fabric™ with Custom ESD IP on TSMC’s 5nm Platform