Developing a customized RISC-V core for MEMS sensors
We recently described how Codasip Labs is working with the NimbleAI project to push the boundaries of neuromorphic vision. Let’s talk about another cool project. This project is focused on another sense, hearing. We will use our unique Codasip Studio design toolset to develop a customized RISC-V core for MEMS (micro-electro-mechanical system) sensors.
Again, technology is inspired by biology in this project which is partly funded by the European Union and involves 27 organizations from 7 countries in Europe. This three-year project is called “Acoustic sensor solutions integrated with digital technologies as key enablers for emerging applications fostering Society 5.0”. That is a mouthful (and not very hashtag-friendly). Luckily there is also the short-form project name, Listen2Future. This project is a great example of industry innovating for the benefit of society: reducing infant mortality rates; or improving hearing aid efficiency for the hard of hearing.
Related Semiconductor IP
- RISC-V Vector Extension
- RISC-V Real-time Processor
- RISC-V High Performance Processor
- 32b/64b RISC-V 5-stage, scalar, in-order, Application Processor. Linux and multi-core capable. Maps upto ARM A-35. Optimal PPA.
- 32 Bit - Embedded RISC-V Processor Core
Related Blogs
- RiVer Core: A RISC-V Core Verification Framework
- RISC-V: An Open Standard - Backed by a Global Community - to Enable Open Computing for All
- Incredibly Scalable High-Performance RISC-V Core IP
- High-Bandwidth Core Access to Accelerators: Enabling Optimized Data Transfers with RISC-V
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?