Deciphering the New TileLink Standard
Increasing complexities of processor architectures with limited overall performance scale-up have created a demand for a domain specific architecture to ensure extensive performance scaling. – this is when RISC-V began to gain momentum. RISC-V is gathering widespread attention throughout sectors like datacenter accelerators, mobile & wireless, IoT, etc. for its extensibility. Many industry leaders are beginning to adopt RISC-V for its open source availability that reduces time-to-market and cost effectiveness while at the same time scaling up the overall performance and leaving room for innovation and automation.
TileLink is an open standard chip-scale interconnect designed to be used with RISC-V processors. It also supports other ISAs.
TileLink is an easy to implement cache-coherent bus protocol that can be utilized in a System-on-Chip (SoC) to connect accelerators, general purpose multiprocessors, co-processors, DMA engines and simple or complex designs.
To read the full article, click here
Related Semiconductor IP
- Simulation VIP for TileLink
- TileLink Verification IP
- TileLink Synthesizable Transactor
- TileLink To APB Bridge IIP
- TileLink To AHB Bridge IIP
Related Blogs
- New Standard Supports Ongoing Efforts to Combat Counterfeit Semiconductors
- Analog Bits Steals the Show with Working IP on TSMC 3nm and 2nm and a New Design Strategy
- LPDDR6: A New Standard and Memory Choice for AI Data Center Applications
- LPDDR6: The Next-Generation LPDDR Device Standard and How It Differs from LPDDR5
Latest Blogs
- Why What Where DIFI and the new version 1.3
- ML-DSA explained: Quantum-Safe digital Signatures for secure embedded Systems
- Efficiency Defines The Future Of Data Movement
- Why Standard-Cell Architecture Matters for Adaptable ASIC Designs
- ML-KEM explained: Quantum-safe Key Exchange for secure embedded Hardware