Data-Driven World Gets a Lift with First Two-Party PCIe v6.0 Linkup by Synopsys and Keysight
Our digital world is swimming in data, and the faster the data gets transferred from one point to another, the better performance you’ll see from an array of applications, like the metaverse, with its enriching interactions. Another example is big data analytics that deliver insights on hugely complex dilemmas, such as vaccine discovery, climate change, or financial forecasting.
Making these experiences and discoveries possible is the PCI Express (PCIe) 6.0 specification, which became available last year and doubles the data transfer rate of its predecessor to a blazingly fast 64 GT/s per pin. Faster data transfer means faster computations for applications like high-performance computing (HPC), AI inference engines, and cloud-based software, as well as for solid-state drives (SSDs) used in data centers.
We may not start to see hardware adopting the latest version of the popular I/O bus specification until later this year; however, Synopsys and Keysight have accomplished an important milestone that promises to spur PCIe v6.0 adoption: the industry’s first two-party 64 GT/s linkup. What this signifies is a clean and successful exchange between two ends of a link without any trips to recovery, which are typically caused by aberrations in signal quality. The next step in this journey is to transfer data, such as memory reads and writes, at the PCIe v6.0 data rate of 64GT/s.
To read the full article, click here
Related Semiconductor IP
- xSPI Multiple Bus Memory Controller
- MIPI CSI-2 IP
- PCIe Gen 7 Verification IP
- WIFI 2.4G/5G Low Power Wakeup Radio IP
- Radar IP
Related Blogs
- The Future of PCIe Is Optical: Synopsys and OpenLight Present First PCIe 7.0 Data-Rate-Over-Optics Demo
- Meeting the World's Growing Bandwidth Demands with a Complete 1.6T Ethernet IP Solution
- Synopsys CXL Protocol Verification Solutions Proven with Real World Vendor Devices at the CXL Compliance Test Event
- Synopsys and Intel Team Up on the First UCIe-Connected Chiplet-Based Test Chip
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA