Are we on the verge of a new ASIC era? DARPA’s Nanowriter and practical e-beam lithography
January 26, 2011
The advent of gate arrays opened the gates of custom silicon for everycompany. Before that, only the really heavyweight players could afford the tools and training to create tailored ICs for their end products. The early gate arrays changed that situation by lowering costs to the point where custom silicon made sense in far more system designs. In a sense, we’re facing the same situation today. The cost of creating an SoC or ASIC in 65nm, 40nm, and now 32nm process technology has climbed to the tens of millions of dollars. It’s a game not everyone can play for a variety of reasons.
Related Semiconductor IP
- RVA23, Multi-cluster, Hypervisor and Android
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- H.264 Decoder
Related Blogs
- Ivy Bridge: Intel's CPUs Gain a Generational Lithography Edge
- Adapteva's Epiphany Floating Point Processor Core: A Leading-Edge Lithography May Finally Open Doors
- TSMC on 450mm transition: Lithography key!
- DARPA Calls For 50X Improvement in SoC
Latest Blogs
- How fast a GPU do you need for your user interface?
- PCIe 6.x and 112 Gbps Ethernet: Synopsys and TeraSignal Achieve Optical Interconnect Breakthroughs
- Powering the Future of RF: Falcomm and GlobalFoundries at IMS 2025
- The Coming NPU Population Collapse
- Driving the Future of High-Speed Computing with PCIe 7.0 Innovation