Adapteva's Epiphany Floating Point Processor Core: A Leading-Edge Lithography May Finally Open Doors
Cost- and power consumption-sensitive digital signal processing applications tend to leverage fixed point processors, for a common fundamental reason: fixed-point processor cores are substantially less complex than their floating-point counterparts, leading to reductions in transistor count and silicon area. Yet fixed-point processing comes with trade-offs of its own; code development, for example, is complicated by the need to comprehend the potential for overflow, underflow and round-off errors. And floating-point processors also tend to support wider data words and are therefore inherently capable of higher dynamic range.
A floating-point digital signal processor is often preferable to its fixed-point counterpart, therefore, in traditional markets such as high-end audio and image processing and various medical and military/aeronautics systems. And were a floating-point processor to ever achieve fixed point-like cost and power consumption metrics, it might also be of interest in consumer electronics' embedded vision and multimedia processing and other mainstream high-volume applications. Adapteva, with the company's Epiphany platform, believes that its floating point DSP architecture is optimized for such tasks, and the recent combination of a cash infusion and a successful 28 nm lithography shrink bolster the company's confidence.
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- MIPI SoundWire I3S Peripheral IP
- LPDDR6/5X/5 Controller IP
- Post-Quantum ML-KEM IP Core
- MIPI SoundWire I3S Manager IP
Related Blogs
- ARM Cortex-A15 - does this processor IP core need a new category ... Superstar IP?
- Samsung 20nm test chip includes ARM Cortex-M0 processor core. How many will fit on the head of a pin?
- Processor Wars: NVIDIA reveals a phantom fifth ARM Cortex-A9 processor core in Kal-El mobile processor IC. Guess why it's there?
- Want more information on the ARM Cortex-M0+ processor core?
Latest Blogs
- Why Standard-Cell Architecture Matters for Adaptable ASIC Designs
- ML-KEM explained: Quantum-safe Key Exchange for secure embedded Hardware
- Rivos Collaborates to Complete Secure Provisioning of Integrated OpenTitan Root of Trust During SoC Production
- From GPUs to Memory Pools: Why AI Needs Compute Express Link (CXL)
- Verification of UALink (UAL) and Ultra Ethernet (UEC) Protocols for Scalable HPC/AI Networks using Synopsys VIP
