CXL - The Latest Specification in Secured Network Traffic
Welcome to the wonderful and cryptic world of secured traffic with CXL being the latest specification to adopt it. CXL2.0 specification introduces integrity & data encryption (IDE) schematics for both CXL.io & CXL.cachemem protocols. CXL.io pathway uses PCIe specification defined IDE, while CXL.cachemem related updates are introduced in CXL2.0 specifications. In this blog we’ll provide a broad overview of what a secure setup looks like and the strategies adopted by CXL for the same.
CXL IDE can be used to secure traffic via the AES-GCM algorithm (more on this in upcoming blogs) within a TTE (Trusted Execution Environment). In a nutshell, TTE is an isolated and secure environment that runs parallel to OS, where sensitive data is stored and processed.
When running over a TTE, CXL IDE protects the transactions, both data and metadata, exchanged between the two devices on the physical link by using symmetric crypto keys (CXL chooses 256-bit key length for AES-GCM).
To read the full article, click here
Related Semiconductor IP
- CXL 3.0 Controller
- CXL Controller IP
- CXL memory expansion
- CXL 4.0/3.2/3/2 Verification IP
- CXL Controller
Related Blogs
- Evolution of CXL PBR Switch in the CXL Fabric
- The Hidden Threat in Analog IC Migration: Why Electromigration rules can make or break your next tapeout
- Pasteur’s Magic Quadrant in AI: The Fusion of Fundamental Research and Practical
- ONFI 5.2: What’s new in Open NAND Flash Interface's latest 5.2 standard
Latest Blogs
- ReRAM in Automotive SoCs: When Every Nanosecond Counts
- AndeSentry – Andes’ Security Platform
- Formally verifying AVX2 rejection sampling for ML-KEM
- Integrating PQC into StrongSwan: ML-KEM integration for IPsec/IKEv2
- Breaking the Bandwidth Barrier: Enabling Celestial AI’s Photonic Fabric™ with Custom ESD IP on TSMC’s 5nm Platform