Common Tensilica Software Stack Delivers Best-In-Class Edge AI Performance
Developing an agile software stack is important for successful AI deployment on the edge. We regularly encounter new machine learning models created from multiple AI frameworks that leverage the latest primitives and state-of-the-art ML model topologies. This Cambrian explosion has resulted from a fertile open-source community that has embraced AI and is now fueling a wide proliferation of ML models on the edge.
Models are being created by academia and industry alike and produced using cutting-edge tools and concepts; hence, running these models efficiently on a high-performance, up-to-date AI software stack can be a complex undertaking in any organization.
Cadence produces industry-leading foundational design IPs built from years of domain expertise and empowers computing platforms across the globe. Our dominance in the IP market has created a surge in demand for AI-based compute from all our existing customers and partners. For the last two decades, Tensilica has successfully provided scalable, configurable IPs used by a plethora of customers to produce edge and on-device SoCs. Tensilica IPs are prevalent in applications ranging from audio, vision, radar, automotive, and microcontroller-based sub-systems.
To read the full article, click here
Related Semiconductor IP
- Tensilica DSP IP supports efficient AI/ML processing
- Tensilica Vision P1 DSP
- Tensilica Vision P6 DSP
- Tensilica Vision Q8 DSP
- Tensilica Xtensa NX Processor Platform
Related Blogs
- Increasing performance and power efficiency in heterogeneous software
- Next-Gen Cadence Tensilica Vision Processor Core Claims Big Performance, Energy Consumption Gains
- ARM Cortex-A55: Efficient performance from edge to cloud
- Delivering on the IoT Promise with Galileo Software GPS and Tensilica DSP IP
Latest Blogs
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA
- Design IP Market Increased by All-time-high: 20% in 2024!