CEVA Software Framework Brings Deep Learning to Embedded Vision Systems
As Jeff Bier has mentioned in several of his recent columns, deep learning algorithms have gained prominence in computer vision and other fields where there's a need to extract insights from ambiguous data. Convolutional neural networks (CNNs) – massively parallel algorithms made up of layers of computation nodes – have shown particularly impressive results on challenging problems that thwart traditional feature-based techniques; when attempting to identify non-uniform objects, for example, or in sub-optimal viewing conditions. However, as with many emerging technologies, much of the R&D work on CNNs is being undertaken on resource-rich PC platforms. CEVA's just-introduced Deep Neural Network (CDNN) software framework aspires to optimize CNN code and data for more modestly equipped embedded systems, specifically those based on the company's latest XM4 vision processor core.
Related Semiconductor IP
- Ceva-Waves Bluetooth 5.4 dual mode Baseband Controller
- Ceva-Waves Bluetooth 5.4 Low Energy Baseband Controller / Link Layer, software and profiles
- Ceva-Waves Bluetooth 5.3 dual mode Baseband Controller
- Ceva-Waves Bluetooth 5.3 Low Energy Baseband Controller, software and profiles
- Ceva-Waves Bluetooth 5.2 Low Energy Baseband Controller, software and profiles
Related Blogs
- The CEVA-XM6 Vision Processor Core Boosts Performance for Embedded Deep Learning Applications
- Bringing Power Efficiency to TinyML, ML-DSP and Deep Learning Workloads
- Accelerating Machine Learning Deployment with CEVA Deep Neural Network (CDNN)
- 6 reasons deep learning accelerators need vision processors
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?