The CEVA-XM6 Vision Processor Core Boosts Performance for Embedded Deep Learning Applications
Hard on the heels of the public release of CEVA's second-generation convolutional neural network toolset, CDNN2, the company is putting the final touches on its fifth-generation processor core, the CEVA-XM6, designed to run software generated by that toolset. Liran Bar, the company's Director of Product Marketing, acknowledged in a recent briefing that the new core represents an evolutionary step, versus revolutionary break, from its predecessors: the CEVA-MM3101 (introduced in 2012) and the CEVA-XM4 (which debuted in 2015). However, particularly if your deep learning-based or otherwise computationally demanding application would benefit from an expansion in available MAC (multiply-accumulate operation) throughput, the CEVA-XM6 will likely be a welcome addition to the product family.
Before diving into architecture details, however, the first question BDTI asked Bar in a recent briefing was what happened to the CEVA-XM5? Bar admitted that the product naming transition from the CEVA-XM4 directly to the CEVA-XM6 was a bit odd, although he declined to share any specifics on the background behind the decision.
Related Semiconductor IP
- Imaging and Computer Vision Processor
- Intelligent Vision Processor
- Image signal processor to advance vision systems for IoT and embedded markets
- ARC EV Processors are fully programmable and configurable IP cores that are optimized for embedded vision applications
Related Blogs
- GPP, GPU or Embedded Vision Dedicated Processor?
- Synopsys Fields Processor Core for Neural Network Computer Vision Applications
- Next-Gen Cadence Tensilica Vision Processor Core Claims Big Performance, Energy Consumption Gains
- New Algorithms for Vision Require a New Processor
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?