Cadence PCIe Solutions: Configurable, Compliant, and Low Power
July 30, 2014
Cadence was the first IP provider to bring PCIe Gen3 Controllers to the market. Since then, our PCIe offerings have evolved to include the lowest power PHY solutions available, FPGA platforms for prototyping, software drivers, and the industry’s leading verification IP.
To read the full article, click here
Related Semiconductor IP
- PCIe 2.0 PHY, UMC 40LP, x1
- PCIe 2.0 PHY, UMC 40LP x4, North/South (vertical) poly orientation
- PCIe 2.0 PHY, UMC 40LP x2, North/South (vertical) poly orientation
- PCIe 2.0 PHY, UMC 28HPC+ x2, North/South (vertical) poly orientation
- PCIe 2.0 PHY, UMC 28HPC+ x1, North/South (vertical) poly orientation
Related Blogs
- PCIe Lane Margining - What changed from Gen4 to Gen6?
- Demonstrating PCIe 6.0 Equalization Procedure
- Cadence Collaboration with Kudan and Visionary.ai Enables Rapid Deployment of VSLAM and AI ISP-Based Solutions
- How to Maximize PCIe 6.0's Advantages with End-to-End PCIe Design Solutions
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview