Cadence PCIe Solutions: Configurable, Compliant, and Low Power
July 30, 2014
Cadence was the first IP provider to bring PCIe Gen3 Controllers to the market. Since then, our PCIe offerings have evolved to include the lowest power PHY solutions available, FPGA platforms for prototyping, software drivers, and the industry’s leading verification IP.
To read the full article, click here
Related Semiconductor IP
- AXI Bridge with DMA for PCIe IP Core
- PCIe Gen 7 Verification IP
- PCIe Gen 6 Phy
- PCIe Gen 6 controller IP
- PCIe GEN6 PHY IP
Related Blogs
- How to Maximize PCIe 6.0's Advantages with End-to-End PCIe Design Solutions
- Building Verification Infrastructure for Complex PCIe Verification
- Integrating Coherent RISC-V SoCs: Advanced Solutions with Perspec
- Streamline PCIe 6.0 Switch Design with Effective Verification Strategies
Latest Blogs
- Shaping the Future of Semiconductor Design Through Collaboration: Synopsys Wins Multiple TSMC OIP Partner of the Year Awards
- Pushing the Boundaries of Memory: What’s New with Weebit and AI
- Root of Trust: A Security Essential for Cyber Defense
- Evolution of AMBA AXI Protocol: An Introduction to the Issue L Update
- An Introduction to AMBA CHI Chip-to-Chip (C2C) Protocol