Cadence and Hardent demonstrate high resolution display interface for Automotive
At Cadence we aim to enable our customers’ need to reduce their own design time and effort. That’s why we have worked closely with Hardent to develop a proven and integrated solution for MIPI Display Serial Interface and VESA Display Stream Compression IP. It provides visually lossless compression that reduces bandwidth by up to 3X.
The demonstration of this solution first took place at CDNLive in Silicon Valley. It will again appear at CDNLive in Munich, Germany May 2-4. The solution is an reference example customers can use to support higher resolution (ultra high-definition, next-generation) displays for mobiles, tablets and automotive applications while using lower bandwidth. The solution combines Cadence IP for MIPI® Display Serial Interface (DSI), coupled with Hardent VESA Display Stream Compression (DSC) IP. The compression benefits have obvious application in mobile devices, and can bring high definition console and heads-up display technology to the automobile.
Related Semiconductor IP
- MIPI DSI Tx Controller
- MIPI DSI Transmitter v1.2 Controller IP, Compatible with MIPI D-PHY & C-PHY
- MIPI DSI Transmit Controller v1.3
- MIPI DSI Receiver Controller v1.3
- RGB to MIPI DSI Display Interface Bridge
Related Blogs
- High Resolution Displays for Mobile, TV, PC and Automotive Enabled by DSC 1.2 in HDMI 2.1
- Verification of Integrity and Data Encryption (IDE) for CXL Devices
- Alif Is Creating SoC Solutions for Machine Learning with Cadence and Arm
- The Automotive Industry's Next Leap: Why Chiplets Are the Fuel for Innovation
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?