Azure for Silicon Design with Cadence and TSMC
I used to live on the Cote d'Azur, which is what everyone else calls the French Riviera. The name comes from the blue color of the Mediterranean Sea, azur in French. In English, it is azure. But it is probably more well-known today as the name of Microsoft's Cloud business. Ironically, the dictionary definition of the color azure is "bright blue in color, like a cloudless sky."
At last week's TSMC OIP Ecosystem Forum, the invited keynote was by Kushagra Vaid of Microsoft titled Modernizing Silicon Development Using the Cloud. He also gave the invited keynote at CDNLive Silicon Valley in 2017. See my post Microsoft CDNLive Keynote: Cloudy with a Chance of Chips for what he said then. He is GM for Azure Infrastructure for Cloud+AI. Perhaps more importantly for this audience is that he spent a dozen years as a chip designer at Intel. As he said at the CDNLive keynote "I've used plenty of Cadence tools."
To read the full article, click here
Related Semiconductor IP
- USB 20Gbps Device Controller
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
- 100G PAM4 Serdes PHY - 14nm
Related Blogs
- Analog Bits Steals the Show with Working IP on TSMC 3nm and 2nm and a New Design Strategy
- ETAS and Rambus Offer Integrated Software and Hardware Security Solution for Automotive Silicon Designs
- Custom Compute for Edge AI: Accelerating innovation with Lund University and Codasip University Program
- Streamline PCIe 6.0 Switch Design with Effective Verification Strategies
Latest Blogs
- Cadence Powers AI Infra Summit '25: Memory, Interconnect, and Interface Focus
- Integrating TDD Into the Product Development Lifecycle
- The Hidden Threat in Analog IC Migration: Why Electromigration rules can make or break your next tapeout
- MIPI CCI over I3C: Faster Camera Control for SoC Architects
- aTENNuate: Real-Time Audio Denoising