Axiomise: Formal, Especially for RISC-V
December 7, 2022
I recently talked to Ashish Darbari, the CEO of Axiomise. They are based in London, where Ashish ended up having bounced around the world. But more of that later. I also discovered that he would be presenting at CadenceLIVE In Munich the following week, so I planned to attend that presentation and discuss that in this post too.
If you've never heard of Axiomise, let me tell you what they do. They have a four-pronged approach to the market.
To read the full article, click here
Related Semiconductor IP
- All-In-One RISC-V NPU
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
- RISC-V CPU IP
- Data Movement Engine - Best in class multi-core high-performance AI-enabled RISC-V Automotive CPU for ADAS, AVs and SDVs
- Low Power RISCV CPU IP
Related Blogs
- Raising RISC-V processor quality with formal verification
- How to Speed Up Simulation Coverage Closure with Formal Verification Tools
- Improving RISC-V Processor Quality with Verification Standards and Advanced Methodologies
- Synopsys TileLink Interconnect Verification IP for RISC-V SoCs
Latest Blogs
- Cadence Extends Support for Automotive Solutions on Arm Zena Compute Subsystems
- The Role of GPU in AI: Tech Impact & Imagination Technologies
- Time-of-Flight Decoding with Tensilica Vision DSPs - AI's Role in ToF Decoding
- Synopsys Expands Collaboration with Arm to Accelerate the Automotive Industry’s Transformation to Software-Defined Vehicles
- Deep Robotics and Arm Power the Future of Autonomous Mobility