The World's First Working 7nm 112G Long Reach SerDes Silicon
At the start of November last year, Cadence announced that it was acquiring nusemi, a company focused on the development of high-speed SerDes interfaces. Today, Cadence demonstrated working 7nm SerDes testchips running at 112 Gbps.
It is hard to comprehend speeds like this. One way is to slow your computer's clock down to 1 Hz as I did in my post Numbers Everyone Should Know. Similarly, here, if we scale so that one bit is transmitted per second, it takes 3,500 years to transmit one second's worth of bits. It really is an incredibly high datarate.
SerDes stands for serializer-deserializer. They are really two separate devices, the transmitter (serializer) and receiver (deserializer), although they are usually used in pairs to provide bidirectional communication. There are two separate reasons that SerDes have become so important in semiconductor design.
To read the full article, click here
Related Semiconductor IP
- 112G SerDes USR & XSR
- 112G PHY, TSMC N7 x4, North/South (vertical) poly orientation
- 112G Ethernet PHY, TSMC N7 x4, North/South (vertical) poly orientation
- 112G Ethernet PHY, TSMC N7 x2, North/South (vertical) poly orientation
- 112G Ethernet PHY, TSMC N7 x1, North/South (vertical) poly orientation
Related Blogs
- 112G LR SerDes PHY Ready for Next-Gen Networking Gear
- Designing chiplet and co-packaged optics architectures with 112G XSR SerDes
- How to Model and Simulate 112Gbps PAM4 SerDes Using IBIS-AMI
- 4nm 112G-ELR SerDes PHY IP
Latest Blogs
- Accelerating RTL Design with Agentic AI: A Multi-Agent LLM-Driven Approach
- UEC-CBFC: Credit-Based Flow Control for Next-Gen Ethernet in AI and HPC
- RISC-V for Infrastructure: For Now, It’s All About the Developer
- Unlock Your AI Potential: A Deep Dive into BrainChip’s Akida™ Cloud
- Breaking the Silence: What Is SoundWire‑I3S and Why It Matters