65nm to 45nm SerDes IP Migration Success Story
May 27, 2011
The problem: To move a single lane variable data rate SerDes (serializer-deserializer) from a 65nm process to a 45nm process, achieving a maximum performance of up to 10.3 Gbps. This is a large piece of complex mixed-signal IP with handcrafted analog circuits. Circuit performance and robustness are critical and must be maintained in the migrated implementation.
The original design consisted of over 30 blocks with a hierarchical device count of around 30,000 (about 200,000 flat).
After the first migration, business opportunities arose requiring the same SerDes IP to be moved to two further different 40nm processes.
To read the full article, click here
Related Semiconductor IP
- Message filter
- SSL/TLS Offload Engine
- TCP/UDP Offload Engine
- JPEG-LS Encoder IP
- JPEG XS - Low-Latency Video
Related Blogs
- 4nm 112G-ELR SerDes PHY IP
- Cadence Demonstrates 112G-ELR SerDes IP on TSMC's 3nm Process Technology
- When Attempts To Establish IP Empires Died
- Process technology analysis: Navigating analog IP migration with precision
Latest Blogs
- What’s Your Vector? Synopsys Introduces New ARC VPX6 Digital Signal Processor
- Rambus CXL IP: A Journey from Spec to Compliance
- Alphawave Semi is in Play!
- Vision Transformers Have Already Overtaken CNNs: Here’s Why and What’s Needed for Best Performance
- Tailoring Root Of Trust Security Capabilities To Specific Customer Needs