10 ways to get your EDA tools to run faster, smoother, and longer
September 22, 2011
The IT troubleshooter drops his pack into a chair across the table from me and sits down. “We take care of…problems” he says. The problems he’s referring to are sluggish EDA tools. Perhaps you’ve encountered a few. Perhaps you suspected the performance problems were the fault of the tools. Sometimes, it is but more often, it’s not. It’s the infrastructure running the tools. Peter Vincent’s mission is to debug IT infrastructures that inhibit EDA tool performance and he has some free tips for you if you need help in this department.
Vincent says that the three biggest problems are:
To read the full article, click here
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related Blogs
- How to Get High-Performance Simulation with Predictable Capacity Uplift in the Cloud
- How to Achieve Faster Signoff of Billion-Gate, Low-Power SoCs
- Accelerate your time to market with Arm Approved ISP Service Partners
- How to Augment SoC Development to Conquer Your Design Hurdles