Highlights from 2022, a turning year for Codasip
The start of a new year is a perfect time to look back and reflect on the previous year and our company’s position. At the RISC-V Summit at the end of 2021, our CEO Ron Black said that Scaling is Failing, with regard to Moore’s Law, Dennard Scaling, and Amdahl’s Law, and the industry needs to adjust. Semiconductors are becoming more expensive to build but are no longer returning the expected and required performance improvements; the semiconductor industry needs to reinvent itself. That is not a trivial task, but Codasip has the technology and team needed to drive this change. 2022 was a year when we took our unique custom compute offering to the next level
To read the full article, click here
Related Semiconductor IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
 - Compact Embedded RISC-V Processor
 - Multi-core capable 64-bit RISC-V CPU with vector extensions
 - 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
 - RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
 
Related Blogs
- A Tale of Two Approaches to High-Performance IoT
 - Does RISC-V mean Open Source Processors?
 - Have you checked the hidden costs of deploying an open source RISC-V core?
 - The Challenges of Making Open-Source RISC-V Deployment Effective
 
Latest Blogs
- ML-DSA explained: Quantum-Safe digital Signatures for secure embedded Systems
 - Efficiency Defines The Future Of Data Movement
 - Why Standard-Cell Architecture Matters for Adaptable ASIC Designs
 - ML-KEM explained: Quantum-safe Key Exchange for secure embedded Hardware
 - Rivos Collaborates to Complete Secure Provisioning of Integrated OpenTitan Root of Trust During SoC Production