Highlights from 2022, a turning year for Codasip
January 26, 2023
The start of a new year is a perfect time to look back and reflect on the previous year and our company’s position. At the RISC-V Summit at the end of 2021, our CEO Ron Black said that Scaling is Failing, with regard to Moore’s Law, Dennard Scaling, and Amdahl’s Law, and the industry needs to adjust. Semiconductors are becoming more expensive to build but are no longer returning the expected and required performance improvements; the semiconductor industry needs to reinvent itself. That is not a trivial task, but Codasip has the technology and team needed to drive this change. 2022 was a year when we took our unique custom compute offering to the next level
Related Semiconductor IP
- RISC-V CPU IP
- RISC-V Vector Extension
- RISC-V Real-time Processor
- RISC-V High Performance Processor
- 32b/64b RISC-V 5-stage, scalar, in-order, Application Processor. Linux and multi-core capable. Maps upto ARM A-35. Optimal PPA.
Related Blogs
- RISC-V's Impact on Processor IP Licensing Fees
- RISC-V: When a bug really is a feature
- A Tale of Two Approaches to High-Performance IoT
- Does RISC-V mean Open Source Processors?
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?