A Tale of Two Approaches to High-Performance IoT
Extensible Processors vs Accelerators – and how RISC-V changes the dynamic
If you were to ask any good designer today what is the best architecture for an SoC that needs to manage complex DSP or high bandwidth traffic demands – you will almost always find the recommendation of using one or more off-the-shelf processors, complimented by hardware accelerators to offload complex processing from the main cores. This solution should give the best power and performance outcome.
The accelerators are usually implemented as standalone RTL blocks connected to the main processor bus, and are optimized to be very efficient on the data types they work with. So on the surface they appear to be the logical choice to deliver optimal power and performance.
BUT, how did this common architecture come about, and is it always the best approach?
To read the full article, click here
Related Semiconductor IP
- Processor Development Toolset
- 32 Bit - Embedded RISC-V Processor Core
- Dual-issue Linux-capable RISC-V core
- 32 Bit - Embedded RISC-V Processor Core
- 32 bit - Compact RISC-V Processor Core
Related Blogs
- Intel's Tale of Two Cities
- CEVA DSPs and the Tale of Two Chip Underdogs from China
- IoT Needs New MEMS Approaches
- Want to Mix and Match Dies in a Single Package? UCIe Can Get You There
Latest Blogs
- Rethinking RTL flows with AI-driven hybrid formal verification
- Arm and NVIDIA: Building the trusted compute foundation for the agentic AI era
- Trusted Autonomy with Cadence Super Agents & NVIDIA Open Agent Safety Platform
- One Processor, One Toolchain
- Akida Execution in Heterogeneous Environments - Clone It, Build It, Run It