A Tale of Two Approaches to High-Performance IoT
Extensible Processors vs Accelerators – and how RISC-V changes the dynamic
If you were to ask any good designer today what is the best architecture for an SoC that needs to manage complex DSP or high bandwidth traffic demands – you will almost always find the recommendation of using one or more off-the-shelf processors, complimented by hardware accelerators to offload complex processing from the main cores. This solution should give the best power and performance outcome.
The accelerators are usually implemented as standalone RTL blocks connected to the main processor bus, and are optimized to be very efficient on the data types they work with. So on the surface they appear to be the logical choice to deliver optimal power and performance.
BUT, how did this common architecture come about, and is it always the best approach?
To read the full article, click here
Related Blogs
- World IP Day: A Time to Reflect on the Value of Semiconductor IP
- Intel's Tale of Two Cities
- CEVA DSPs and the Tale of Two Chip Underdogs from China
- IoT Needs New MEMS Approaches
Latest Blogs
- Rambus Announces Industry-Leading Ultra Ethernet Security IP Solutions for AI and HPC
- The Memory Imperative for Next-Generation AI Accelerator SoCs
- Leadership in CAN XL strengthens Bosch’s position in vehicle communication
- Validating UPLI Protocol Across Topologies with Cadence UALink VIP
- Cadence Tapes Out 32GT/s UCIe IP Subsystem on Samsung 4nm Technology