Frontgrade Gaisler开启RISC-V太空之旅
By Chad Cox, Embedded Computing Design (January 18, 2024)
The last time we spoke with Sandi Habinc, General Manager, and Jan Andersson, Director of Engineering at Frontgrade Gaisler, we were discussing the TRISAT-R CubeSat and Gaisler’s use of RISC-V’s open standard instruction set architecture within its space deployment.
What Has Happened Since?
To read the full article, click here
Related Semiconductor IP
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
- All-In-One RISC-V NPU
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
Related News
- Frontgrade Gaisler 引领适用于空间应用的 RISC-V 处理器开发技术
- Cobham Gaisler获取欧洲航天局(ESA)合同，开发并验证用于航空应用的新型LEON3FT微控制器
- Vinnova 选用CAES方案，推进高性能 RISC-V 空间计算
- 欧洲航天局 (ESA)与瑞典CAES 签订合同开发航空应用片上系统，加强通信领域战略计划ARTES 的竞争力与增长计划