Frontgrade Gaisler and RISC-V's Space Journey
By Chad Cox, Embedded Computing Design (January 18, 2024)
The last time we spoke with Sandi Habinc, General Manager, and Jan Andersson, Director of Engineering at Frontgrade Gaisler, we were discussing the TRISAT-R CubeSat and Gaisler’s use of RISC-V’s open standard instruction set architecture within its space deployment.
What Has Happened Since?
To read the full article, click here
Related Semiconductor IP
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
- All-In-One RISC-V NPU
Related News
- A license agreement has been signed between Gaisler Research and Saab Ericsson Space AB for the use of the Gaisler Research Floating Point Unit
- Gaisler Research AB launches the LEON3 processor as a standard component using the space qualified and radiation tolerant Actel RTAX2000S FPGA
- Fault tolerant LEON3 processor licensed for new space missions
- Aeroflex Gaisler Announces a Fault Tolerant Dual Core Processor for Space Applications
Latest News
- IntoPIX & Altera Unlock New Levels Of Efficiency For JPEG XS On Agilex At IBC 2025
- Perceptia Begins Port of pPLL03 to Samsung 8nm Process Technology
- Efinix® Doubles Titanium Product Line
- SmartSoC Solutions Partners with Cortus to Advance Chip Design and Manufacturing for SIM Cards, Smart Cards, Banking Cards, and E-Passports in India
- Fraunhofer IIS and ARRI announce partnership for post-production workflows at IBC 2025