Vinnova 选用CAES方案,推进高性能 RISC-V 空间计算
ARLINGTON, Va. -- July 19, 2021 – CAES, a leader in advanced mission-critical electronics for aerospace and defense, announced today that it has been awarded a contract from Vinnova, a Swedish government agency dedicated to promoting innovation, to develop next generation RISC-V based space computing capabilities. The results from this development will allow future CAES microprocessors to enable spacecraft control, create high performance payload processing and will feature timing isolation for software applications and prevent interference from other parts of the system.
The new NOEL-V fault-tolerant, 64-bit processor core is based on the open RISC-V instruction set architecture and builds upon CAES’ heritage with the SPARC/LEON architecture. It marks the newest addition to CAES’ trusted fault tolerant space computing product portfolio.
“We look forward to working with Vinnova and our project partners to enhance our RISC-V processor technology to meet our customers’ next generation space program needs,” said Mike Kahn, President and CEO of CAES. “Our space systems team is fully prepared to address the market’s growing need for cybersecurity and create the next generation of trusted, radiation hardened processors with both RISC-V and SPARC/LEON architectures to enable low risk, high performance implementation for space applications.”
“The results of this initiative with Vinnova will inform our future radiation-hardened NOEL-V microprocessor development in collaboration with the European Space Agency,” said Sandi Habinc, General Manager of Gaisler Products, CAES. “Our team plans to publish the results and disseminate the technology to benefit the industry at large.”
Once complete, a multi-core NOEL-V processor development platform will be tested through a partnership with Chalmers University of Technology and atsec, an independent laboratory focused on information security, to ensure utmost security towards higher software layers.
“Chalmers’ collaboration on the LEON processor development dates back to 1997," said Stefan Bengtsson, President and CEO of Chalmers University of Technology. “We are excited to continue this long-standing collaboration on the RISC-V processor architecture as part of the Vinnova activity.”
About CAES
CAES is a pioneer of advanced electronics for the most technologically challenging military and aerospace trusted systems. As the largest provider of mixed-signal and radiation-hardened technology to the aerospace and defense industry, CAES delivers high-reliability RF, microwave and millimeter wave, microelectronic and digital solutions that enable our customers to ensure a safer, more secure planet. On land, at sea, in the air, in space and in cyberspace, CAES’ extensive electronics and enhanced manufacturing capabilities are at the forefront of mission-critical military and aerospace innovation.
Related Semiconductor IP
- RISC-V Vector Extension
- RISC-V Real-time Processor
- RISC-V High Performance Processor
- 32b/64b RISC-V 5-stage, scalar, in-order, Application Processor. Linux and multi-core capable. Maps upto ARM A-35. Optimal PPA.
- 32 Bit - Embedded RISC-V Processor Core
Related News
- 欧洲航天局 (ESA)与瑞典CAES 签订合同开发航空应用片上系统,加强通信领域战略计划ARTES 的竞争力与增长计划
- CAES 与 Lattice Semiconductor 联手合作,为分布式卫星计算应用提供耐辐射 FPGA
- CAES Quad Core LEON4FT 微处理器成功通过国防后勤局 (DLA) 宇航认证
- CAES 赢得开发下一代八核、用户可选CPU 航空合同