IP Catalog > Analog IP > Clocking IP > PLL IP > Low Power PLL IP

Low Power PLL IP

Welcome to the ultimate Low Power PLL IP hub! Explore our vast directory of Low Power PLL IP
All offers in Low Power PLL IP
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (15)
Compare 15 Low Power PLL IP from 8 vendors (1 - 10)
  • PLL
    • The high performance PLL is a high speed, low jitter frequency synthesizer, developed as an IP block to reduce time to market, risk, and cost in the development of Analog Front-End design
    • It can generate a stable high-speed clock from an ultra-wide input clock
    • With excellent supply noise immunity, the PLL is ideal for use in noisy mixed signal SoC environments
    Block Diagram -- PLL
  • 25MHz to 200MHz Low Jitter Low Power PLL
    • Fully Differential Topology
    • Charge Pump 3rd order configuration
    • 2nd order passive loop filter
    Block Diagram -- 25MHz to 200MHz Low Jitter Low Power PLL
  • 14GHz Integer-N High-Speed PLL
    • Type II hybrid Integer-N LC-PLL
    • Quadrature clocks at 14GHz and 7GHz
    • Fast locking
    Block Diagram -- 14GHz Integer-N High-Speed PLL
  • 40nm 1.1V 2GHz-4.7GHz Fractional-N RF Quadrature PLL
    • 2.0GHz-to-4.7GHz PLL Output Coverage
    • Scalable Power Consumption
    Block Diagram -- 40nm 1.1V 2GHz-4.7GHz Fractional-N RF Quadrature PLL
  • Dual WideBand Frequency Synthesizer with Integrated VCO and Loop Filter
    • 3GPP superset LO sub-system (All bands + CA)
    • PLL1 [0.49mm2] for LTE with VCO1
    • PLL2 [0.76mm2] for LTE&GSM with VCO1 and VCO2
    • Small size, high-performance and low-power (24mW)
    Block Diagram -- Dual WideBand Frequency Synthesizer with Integrated VCO and Loop Filter
  • 40nm 1.1V 6.0GHz-9.4GHz Fractional-N RF PLL
    • TSMC 40nm CMOS
    • 6.0GHz-to-9.7GHz Buffered VCO PLL Output Coverage
    • Scalable Power Consumption
    Block Diagram -- 40nm 1.1V 6.0GHz-9.4GHz Fractional-N RF PLL
  • PLL - HHGrace 110nm ULL
    • Output range: 1MHz~300MHz;
    • Operating current: <120uA@100MHz;
    • RMS jitter: <15ps;
    • Supports 1.20V power supply
  • PLL - SMIC 55nm Eflash
    • RMS jitter <1.5ps @6.25GHz; Peak-to-peak jitter <6ps @6.25GHz
    • High PSRR
  • PLL - SMIC 55nm Eflash
    • Input power supply range: 0.9V~1.32V
    • Output range: 1MHz~500MHz;
    • Operating current<=60uA@100MHz with 0.9V power supply
    • RMS jitter<15ps@100MHz, <8ps @200MHz, <5ps @500MHz; Size<0.048mm2
  • PLL - SMIC 55nm Eflash
    • Supports low to 0.9V power supply, the supply range is from 0.90V to 1.32V
    • Only one power supply for easy use by customers
    • Lower than 70uW power to generate 100MHz output clock with 0.9V power supply
    • Supports reference clock from 2MHz to 80MHz
×
Semiconductor IP