What Designers Need to Know About USB Low-Power States
By Saleem Mohammad, Shivakumar Chonnad, Morten Christiansen (Synopsys)
In addition to performance and interoperability, achieving low power has been one of the requirements for industry standards specifications. Some of the key specifications like Universal Serial Bus (USB), PCI Express (PCIe), and MIPI have defined power saving features for burst traffic. This whitepaper explains how Synopsys USB IP offers low power using various low power states that go beyond the basic features. The USB 1.1 and USB 2.0 specifications support Suspend and Resume. Link Power Management (LPM) directed Suspend and fast Resume were added to USB 2.0 later. The USB 3.0 Super Speed specification supports U1 and U2 power states and U3 Suspend. All power states have seamless enter/exit while maintaining performance. U1, U2 and U3 states are also included in the USB 3.1 and USB 3.2 specifications. In USB4, the individual adapters maintain their respective low-power states, allowing the USB4 transport to enter the low-power CL1 or CL2 state during transfers and CLd state when the router enters sleep mode.
To read the full article, click here
Related Semiconductor IP
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- USB Full Speed Transceiver
- USB 2.0 HS PHY Interface
- Super-Speed Plus USB 3.2 Hub Controller
- Super Speed USB 3.0 Extensible Host Controller xHCI
Related White Papers
- What designers need to know about structural test
- What you need to know about automated testing and simulation
- Providing USB Type-C connectivity - What you need to know
- SAS--SATA: What You Need to Know for 6 Gb/s and Beyond
Latest White Papers
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- LLM Inference with Codebook-based Q4X Quantization using the Llama.cpp Framework on RISC-V Vector CPUs
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS