Verification methodologies keep pace with complex IP
By Roger Witlox, Ronald Heijmans and Chris Wieckardt, NXP Semiconductors
August 14, 2007 -- edadesignline.com
August 14, 2007 -- edadesignline.com
The verification of IP cores continues getting more complex and time consuming, especially processor cores, such as CPUs, floating-point units, and digital signal processors, the subject of this story. The challenge is to design and verify a new embedded vector processor with significant enhancements over its predecessor. This has been achieved by NXP's AdelanteTM VD3204x Embedded Vector DSP family.
In order to improve the quality of our DSP technology at DSP-IC, a department within NXP Semiconductors (formerly Philips Semiconductors), the attention for verification turned to tools and techniques that might advance the verification process. The experiences are shared in the coming paragraphs.
To read the full article, click here
Related Semiconductor IP
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
Related White Papers
- SoC Test and Verification -> ATE struggles to keep pace with VLSI
- Mixed Signal Design & Verification Methodology for Complex SoCs
- Plug-n-play UVM Environment for Verification of Interrupts in an IP
- Low Power Analysis and Verification of Super Speed Inter-Chip (SSIC) IP
Latest White Papers
- QiMeng: Fully Automated Hardware and Software Design for Processor Chip
- RISC-V source class riscv_asm_program_gen, the brain behind assembly instruction generator
- Concealable physical unclonable functions using vertical NAND flash memory
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design