Using a "DSP-free" design for VOIP-enabled end-points
While ever-increasing volume demands help to drive some economies of scale, OEMs and ODMs are also looking to minimize product costs without sacrificing features or call quality.
VoIP end-points have been traditionally designed using a “tandem processor” architecture, which includes both a general-purpose applications processor and a DSP (Figure 1). The DSP handles the packet voice processing (voice encode/decode, tone generation and detection, echo cancellation, noise reduction, etc.), while the applications processor manages the VoIP call control protocol and user interface. This architecture has a number of drawbacks when attempting to address the design requirements of high-volume, low-cost VoIP end-points. For example: the need for both an applications processor and a DSP adds cost to the overall product; two discrete devices have a larger footprint than a single device; and the tandem processor architecture increases the overall power consumption.
Click here to read more ....
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
Related White Papers
- Design and implementation of a hardened cryptographic coprocessor for a RISC-V 128-bit core
- Customizing a Large Language Model for VHDL Design of High-Performance Microprocessors
- Physical Design Exploration of a Wire-Friendly Domain-Specific Processor for Angstrom-Era Nodes
- A Resource-Driven Approach for Implementing CNNs on FPGAs Using Adaptive IPs
Latest White Papers
- AnaFlow: Agentic LLM-based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizing
- FeNN-DMA: A RISC-V SoC for SNN acceleration
- Multimodal Chip Physical Design Engineer Assistant
- An AUTOSAR-Aligned Architectural Study of Vulnerabilities in Automotive SoC Software
- Attack on a PUF-based Secure Binary Neural Network