Using a "DSP-free" design for VOIP-enabled end-points
While ever-increasing volume demands help to drive some economies of scale, OEMs and ODMs are also looking to minimize product costs without sacrificing features or call quality.
VoIP end-points have been traditionally designed using a “tandem processor” architecture, which includes both a general-purpose applications processor and a DSP (Figure 1). The DSP handles the packet voice processing (voice encode/decode, tone generation and detection, echo cancellation, noise reduction, etc.), while the applications processor manages the VoIP call control protocol and user interface. This architecture has a number of drawbacks when attempting to address the design requirements of high-volume, low-cost VoIP end-points. For example: the need for both an applications processor and a DSP adds cost to the overall product; two discrete devices have a larger footprint than a single device; and the tandem processor architecture increases the overall power consumption.
Click here to read more ....
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related Articles
- Design and implementation of a hardened cryptographic coprocessor for a RISC-V 128-bit core
- Customizing a Large Language Model for VHDL Design of High-Performance Microprocessors
- Physical Design Exploration of a Wire-Friendly Domain-Specific Processor for Angstrom-Era Nodes
- A Resource-Driven Approach for Implementing CNNs on FPGAs Using Adaptive IPs
Latest Articles
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
- An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS