Today's DSP Design Challenge - Power Efficiency
By Hans Roeven and Norm Kelly
The most important design goal in new processor developments is power efficiency. With silicon implementation technologies scaling rapidly to 90nm and beyond, power consumption is a primary issue holding back SoC designers from integrating more functions on a single chip. In order to attack this problem when designing a new DSP, the best approach is a holistic one. This article will discuss how Synopsys and Phillips met the power efficiency challenge.
Click here to read more
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related Articles
- Reliability challenges in 3D IC semiconductor design
- GenAI for Systems: Recurring Challenges and Design Principles from Software to Silicon
- Turbo encoders boost efficiency of a femtocell's DSP
- Optimizing efficiency and flexibility in DSP systems
Latest Articles
- SoK: From Silicon to Netlist and Beyond Two Decades of Hardware Reverse Engineering Research
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks